A novel built-in self calibration technique for single-loop continuous time sigma-delta modulators is proposed. Using out-of-band test signal injection and digital cancellation, this technique provides an area efficient, highly digital calibration structure to counteract gain variations in the loop filter. The calibration methodology and mathe matical analysis are presented using a 2nd order multibit sigma-delta modulator as a proof of concept. The effect of the finite gain bandwidth of amplifiers is included when evaluating the calibration method. The proposed technique is validated through corner simu lations using behavioral models and it shows that degradation in the signal-to-noise-plus-distortion ratio can be counteracted.
INTRODUCTION
During the last years, continuous-time (CT) sigma-delta (�.6.)
analogue-to-digital converters (ADCs) have become very popular as they offer inherent anti-aliasing filtering and low power dissipation. However, CT implementations suffer from several non-idealities such as process variations, excess loop delay (ELD), jitter sensitiv ity and non-linearity of the feedback digital-to-analogue converter (DAC) in the multibit case. The CT filter in the modulator is highly susceptible to process variations as its coefficients depend on the ab solute value of resistors and capacitors. While the matching between capacitors or resistors is in the order of I % or less, the product of their absolute values can vary up to ±40%. This leads to a deviation from the desired noise-transfer-function (NTF) and, potentially, to an increment of the in-band-noise (IBN) and instability. Conse quently, correction techniques, such as [ I, 2, 3, 4] , are generally required so as to counteract such deviation.
PROPOSED CALIBRATION TECHNIQUE
Calibration methods, based on correction techniques for CT filters [1, 2] , have been widely used in single-loop (SL) CT �.6. ADCs to correct the deviation of the loop filter coefficients. Most of these techniques employ area consuming replica circuits in a master-slave configuration. Recently, calibration techniques using automatic tun ing have been proposed, such as [3] and [4] . The latter technique is used on-line in a SL modulator with spread zeroes. Furthermore, This work has been supported by Swedish Research Council (VR) under Digitally Enhanced RF/Analogue for Wireless Radios project.
978-1-4244-8157 -6/1 0/$26.00 ©20 10 IEEE 1136 a test tone is injected before the quantizer at the frequency of the spread zero and the coefficients deviation is detected by correlating the output of the modulator with such injected signal. Due to the finite step in the capacitor array, a small in-band residual tone is still present after the calibration is completed affecting the overall perfor mance of the modulator. The proposed calibration technique coun teracts this limitation by injecting an out-of-band tone and using the aforementioned detection by correlation technique. By doing so, no in-band residual tone is present after calibration. Besides, loop filters with and without spread zeroes can benefit from it and on-line oper ation is still available. The �.6. modulator that has been selected as a test case with the proposed calibration circuitry included is shown in Figure I . between these coefficients, part of WI (n) will not be cancelled and will appear at the output of the modulator. This leakage is detected by the deviation sensing block as it has been proven already in [4] and [5] , by multiplying a delayed version of w2 ( n) with v (n) and accumulating this product. Based on such detection, the array con trol block switches an array of passives to tune the coefficients.
When considering process variations, it is assumed that the RC products will suffer the same spread, I::!. RC, and that the mismatch between ratios of R or C is negligible. Same assumptions have been considered in earlier publications and verified through mea surements [6] . The I::!. RC spread will affect the gain, R I C ' of each integrator which is given by the products of bl CI and al CI for the 1 sl integrator and by C2 and a2 C2 for the 2nd integrator. As the spread will be the same for all RC products, it can be mapped as a coeffi cient error (1 + I::!. RC) that will be inserted before each li (s). Fur thermore as the coefficients a3 and d2 can be implemented by ratios of R or C, their effect would be negligible.
Calibration considering only process variations
In order to provide a better understanding of the calibration method, only process variations are considered. Later on, the effect of fi nite gain-bandwidth of amplifiers will be added and the calibration structure will be analyzed. Impulse invariant transformation has been used throughout this work in order to find both the loop filter (LF) coefficients as well as the digital blocks HI ( Z ) and H2 ( Z ). The output of the modulator, when only the quantization noise and the test signal are considered, is found by applying superposition and is given by:
where NT FE Q (z ) is the continuous to discrete time (CT-DT) noise transfer function (NTF) transformation when only the quantization noise EQ (z ) is considered and is used to obtain the CT LF coeffi cients from a DT transfer function (TF). 'l'Fw (z) is the CT-DT TF transformation when only the test signal W( z) is considered and is given by:
where LFw (z) is the CT-DT transform of the path that the test sig nal travels through the loop filter. For I::!. RC = 0, it is given by:
From (2) it is possible to see that, in order to cancel the test signal,
According to (3) and (4), if k2 = kl CI C2 (d2 + 1) and HI (z ) = 1, H2 ( Z ) will be equal to the last factor of (3 
Consequently, assuming k2 = kl CI C2 (d2 + 1), H2 ( Z ) will be given by:
Moreover, as it can be seen from (5) and (6), these functions can be easily implemented in the digital domain.
So far it has been assumed that k2 = kl CI C2 (d2 + 1). If the transient output of HI (z) and H2 (z) are plotted when processing W( z), it can be seen that WI (z ) = { -2,0,2}, while W2 (z ) = { -1,0, 1}, meaning that DACkl and DACk2 would have same number of levels but different output amplitude. To make both DACs identical, HI ( Z ) has been divided by 2 in the digital domain. Con sequently, k2 is now given by:
In order to validate the digital cancellation principle as well as the calibration technique, MATLAB transient simulations were run with the calibration circuitry in open loop configuration. This was obtained by removing the array control block and setting a specific spread I::!. RC in the integrator's coefficients. Figure 2 shows the power spectral density (PSD) of the modulator's output v (n) and the output of the accumulator, dA ( n) when I::!. RC = { -15, 0, 15}%. First it is possible to observe that, when I::!. RC = 0%, WI (n) and W2 (n) will cancel each other and the accumulation of the product will be located around zero. This cancellation is also noticeable by observing the corresponding PSD. As expected, when there is a positive or negative spread, the accumulation will be negative or positive respectively and an out-of-band residual tone will appear. Ta king into account this behavior, a simple control logic for the ar ray control block has been developed, as illustrated by the following pseudocode: 
where threshold is a value to account for small variations around zero of dc(n) when �RC = 0%, and dc,max and dc, min are the respectives maximum and minimum codes of the passives array used to tune the coefficients.
Calibration considering process variations and finite integrator gain-bandwidth
As W1 (n) goes through the integrators before being cancelled by W2 (n) , it is obvious that finite gain-bandwidth in the amplifiers have to be considered for the calibration technique to operate correctly. As shown in Figure 3 , gain-bandwidth (GBW) induced errors can been modeled as a gain error, GEi, plus a time delay, 7i [7] . New values for the loop filter coefficients, a;, b;, c; and d;, are computed by an iterative method in order to compensate for both the gain errors and the time delays.
The cancellation circuit is affected by both gain errors, GEl and G E2, and the time delay 71. In order to compensate for the time delay 71, one clock cycle delay has been introduced after H2 ( Z ). 
2 z -1
Ta king (9) into account, the gain errors can be easily accounted for by computing a new value for k; as given by:
However, assuming the same H1 (z ) given in (5), H2 ( Z ) will now be equal to:
From (11) it is possible to see that, unless 71 = 1, both the complex ity of the H� (z ) as well as the required number of levels in D ACk2 would increase. As 71 is a function of the GBW of both Op-Amps, a solution could be to set certain GBWs in order to obtain 71 = 1.
As this solution would restrict the freedom in the design of the Op Amps, an alternative is proposed. If HH z) is kept as H2 ( Z ), the cancellation of w (n) will not be complete, when �RC = 0, and a residue will appear. This phenomenon has two main consequences:
(a) when �RC = 0, a residual tone will be present, and (b) the accu mulation of (W2( Z ) Z -l . V (z )) will be biased. Both the magnitude of such tone as well as the bias will be proportional to the deviation of 71 from 1. The existence of a residual tone is not so detrimen tal as it is located out-of-band and can be filtered in digital domain. However, a biasing factor has to be inserted before the accumulator in order to return the accumulation back to 0 when �RC = 0, as shown in the deviation sensing block in Figure 3 . Figure 4 shows the output of the accumulator, dA (n) , with and without biasing factor applied.
The biasing factor found through simulation is added before the ac cumulator, restoring the accumulation to O. 
SIMULATION RESULTS
In order to validate the proposed built-in calibration method, sev eral behavioral simulations have been performed in Cadence AMS environment. All digital blocks are coded in Verilog, the amplifiers are modeled in Verilog-A and the DACs and quantizer are modeled in Verilog-AMS. The passives, which set the loop filter coefficients, are implemented using a 90nm CMOS process. Coefficient tuning is performed by means of a 6-bit capacitor array, providing a tun ing range and tuning accuracy of ±40% and 1.04% respectively [1] . The initial value for the array is in the higher end of the tuning code (de(n) = 63 ) which is equivalent to start with a -40% bias with respect to the designed coefficients. This inital value is set to ensure the stability of the modulator when the calibration process begins.
The calibration technique has been tested by performing tran sient simulations when the passives suffer variations as dictated by the design kit's corner models. Figure 5 illustrates the PSD of the modulator's output, v(n), both when the circuit is on its initial (un calibrated) condition as well as after calibration is applied. Figure   6 shows the output of the control circuit, de(n), that switches the capacitor array. In the minimum case, the final value of de (n) expe riences almost no change as its initial value is already in the higher end. Consequently, its initial and final PSDs show also negligible differences and a SNDR of 72.7 dB. In the typical case, however, de (n) decreases to its middle value and the change between the initial and the final PSD is now noticeable with an initial and fi nal SNDR of 69.1 dB and 72.2 dB respectively. After calibration, both the noise as well as the power of the injected tone (1 st out of-band tone) decrease. Finally, in the maximum case, dc(n) de creases, as expected, down to the lower end of the calibration code and the difference between the initial and the final PSD is even more pronounced with an initial and final SNDR of 65 dB and 72.1 dB re spectively. It is also worth to notice the similarity between the three
